




1/5







SEL row 1

SEL row 2

RD

3 bit/pixel memory slot

Fig. 5

